ORCID as entered in ROS
https://orcid.org/0000-0003-0881-1548
Scheduled Maintenance Notice
Please note that Researcher Profiles will be undergoing scheduled maintenance on Wednesday 7th Oct, from 8:00am to 9:00am. During this time, the Researcher Profiles system will be unavailable. We apologise for any inconvenience and appreciate your understanding.
Select Publications
Conference Papers
, 2006, 'Design of Tools and Plan for Remote Synchronisation System for Quasi-zenith Satellites', in IGNSS 2006, Menay Pty Ltd, Surfers Paradise, Queensland, Australia, presented at
, 2006, 'Improving Signal Quality in FPGA Based GPS Receiver Designs', in IGNSS 2006, Menay Pty Ltd, Surfers Paradise, Queensland, Australia, presented at
, 2006, 'Remote Control System for the Quasi-zenith Satellite Crystal Oscillator Based on the Two-way Time Transfer Method', in IGNSS 2006, Menay Pty Ltd, Surfers Paradise, Queensland, Australia, presented at
, 2006, 'Sampling and Jitter Considerations for GNSS Software Receivers', in IGNSS 2006, Menay Pty Ltd, Surfers Paradise, Queensland, Australia, presented at
, 2006, 'The Application of GPS Multipath Mitigation Techniques on BOC Signals', in IGNSS 2006, Menay Pty Ltd, Surfers Paradise, Queensland, Australia, presented at
, 2006, 'Wireless Signal Map Matching for NLOS Error Mitigation in Mobile Phone Positioning', in IGNSS 2006, Menay Pty Ltd, Surfers Paradise, Queensland, Australia, presented at
, 2006, 'A Colour Normalization Method for Giemsa-Stained Blood Cell Images', in Proceedings of the IEEE/ION PLANS, San Diego, presented at
, 2006, 'A Database Method to Mitigate the NLOS Error in Mobile Phone Positioning', in Proceedings of the IEEE/ION PLANS, San Diego, presented at
, 2006, 'A Novel Approach in Detection and Characterization of CW Interference of GPS Signal Using Receiver Estimation of C/No', in Position, Location, And Navigation Symposium, 2006 IEEE/ION, IEEE, Coronado, San Diego, California, presented at
, 2006, 'Open Source GNSS FPGA Receiver', in Proceedings of IEEE/ION PLANS, San Diego, presented at
, 2006, 'Indoor Positioning Techniques Based on Wireless LAN', in 1st IEEE Australian Conference on Wireless Broadband and Ultra Wideband, presented at
, 2006, 'Malaria Parasite Detection in Peripheral Blood Images', British Machine Vision Association and Society for Pattern Recognition, pp. 36.1 - 36.10, presented at
, 2006, 'Malaria Parasite Detection in Peripheral Blood Images', in British Machine Vision Conference, presented at
, 2005, 'Feasibility of Air Target Detection Using GPS as a Bistatic Radar', in Proceedings of GNSS 2005, Hong Kong, presented at
, 2005, 'FPGA based GPS receiver design considerations', in Proceedings of GNSS 2005, Scientific Research Publishing Inc, Hong Kong, presented at
, 2005, 'Probabilistic Algorithm to Support the Fingerprinting Method for CDMA Location', in Proceedings of GNSS 2005, Hong Kong, presented at
, 2005, 'Indoor GPS positioning', in VTC2005-FALL: 2005 IEEE 62ND VEHICULAR TECHNOLOGY CONFERENCE, 1-4, PROCEEDINGS, IEEE, TX, Dallas, pp. 412 - 415, presented at
, 2005, 'Application of Interpolation to Mobile Phone Fingerprinting for Positioning', in Proceedings of ION-GNSS 2005, Long Beach, CA, presented at
, 2005, 'A Novel GPS Cross Correlation Mitigation Technique', in Proceedings of the 18th International Technical Meeting of the Satellite Division of The Institute of Navigation (ION GNSS 2005), The Institute of Navigation (ION), Long Beach, CA, pp. 190 - 199, presented at
, 2005, 'CHARACTERIZATION OF INTERFERENCE EFFECTS ON GPS SIGNAL CARRIER PHASE ERROR', in national biennial Conference of the spatial Sciences Institute, Spatial Science Institute, Melbourne, presented at
, 2005, 'Hybrid Method for Localization Using WLAN', in national biennial Conference of the spatial Sciences Institute, Spatial Science Institute, Melbourne, presented at
, 2005, 'Trade-offs in low-power multiplier blocks using serial arithmetic', in Proceedings of Nat Conf Radio Sci, Linkoping, Sweden, presented at
, 2005, 'Synthesis of Reconfigurable Multiplier blocks: Part I - Fundamentals', in Circuits and Systems, 2005, Kobe, Japan, presented at
, 2005, 'Multiplication by two integers using the minimum number of adders', in IEEE International Symposium on Circuits and Systems (ISCAS 2005), Kobe, Japan, presented at
, 2005, 'Synthesis of Reconfigurable Multiplier Blocks: Part II - Algorithm', in IEEE International Symposium on Circuits and Systems (ISCAS 2005), Kobe, Japan, presented at
, 2005, 'Blood Cell Segmentation Using Minimum Area Watershed and Circle Radon Transformations', in Proceedings of the International Symposium on Mathematical Morphology, Kluwer Academic Publishers, the Netherlands, presented at
, 2005, 'Indoor GPS positioning - Challenges and opportunities', in IEEE Vehicular Technology Conference, pp. 412 - 415, http://dx.doi.org/10.1109/VETECF.2005.1557943
, 2004, 'New GNSS Signals: Receiver Design Challenges', in Positioning, Scientific Research Publishing, Inc., United States, presented at
, 2004, 'Algorithm to reduce the number of shifts and additions in multiplier blocks using serial arithmetic', in Proceedings of the Mediterranean Electrotechnical Conference MELECON, pp. 197 - 200
, 2004, 'Comparison of Graphical and Sub-expression Elimination Methods for Design of Efficient Multipliers', in Proceedings of Asilomar Conference on Signals, Systems, and Computers, Monterey, presented at
, 2004, 'Efficient Implementation of Digital Filters using Noevel Reconfigurable Multiplier Blocks (ReMB)', in Proceedings of Asilomar Conference on Signals, Systems, and Computers, Monterey, presented at
, 2004, 'Low complexity hybrid form FIR filters using matrix multiple constant multiplication', in Proceedings of Asilomar Conference on Signals, Systems, and Computers, Monterey, presented at
, 2004, 'Digital filter design using subexpression elimination and all signed-digit representations', Institute of Electrical and Electronics Engineers (IEEE), pp. iii - 169, presented at
, 2004, 'On the use of multiple constant multiplication in polyphase FIR filters and filter banks', in Proceedings of NORSIG 2004, Reykjavik, Iceland, presented at
, 2004, 'Digital Filter Design Using Subexpression Elimination And All Signed-Digit Representations', in Proceedings of ISCAS 2004, Vancouver, presented at
, 2004, 'Multiplier Blocks Using Carry-Save Adders', in Proceedings of ISCAS 2004, Vancouver, presented at
, 2004, 'Using All Signed-Digit Representations To Design Single Integer Multipliers Using Subexpression Elimination', in Proceedings of ISCAS 2004, Vancouver, presented at
, 2004, 'Multiplier blocks using carry-save adders', in 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, IEEE, CANADA, Vancouver, pp. 473 - 476, presented at
, 2004, 'A Review of GPS Cross Correlation Mitigation Techniques', in Positioning, Scientific Research Publishing, Inc., United States, presented at
, 2003, 'Towards an Algorithm for Matrix Multiplier Blocks', in Proceedings of European Conference on Circuit Theory and Design, Krakow, Poland, presented at
, 2003, 'Desingn guidelines for reconfigurable multiplier blocks', in PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV, IEEE, THAILAND, BANGKOK, pp. 293 - 296, presented at
, 2003, 'Reconfigurable implementation of recursive DCT kernels for reduced quantization noise', in PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV, IEEE, THAILAND, BANGKOK, pp. 289 - 292, presented at
, 2003, 'Design Guidelines for Reconfigurable Multiplier Blocks', in Proceedings of ISCAS 2003, Bangkok, presented at
, 2003, 'Reconfigurable Implementation of Recursive DCT Kernels for Reduced Quantization Noise', in Proceedings of the ISCAS 2003, Bangkok, presented at
, 2002, 'Power consumption behaviour of multiplier block algorithms', in Midwest Symposium on Circuits and Systems, pp. III1 - III4
, 2002, 'Designing multiplier blocks with low logic depth', in 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, IEEE, AZ, PHOENIX, pp. 773 - 776, presented at
, 2002, 'Power analysis of multiplier blocks', in 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, PROCEEDINGS, IEEE, AZ, PHOENIX, pp. 297 - 300, presented at
, 2002, 'Designing multiplier blocks with low logic depth', in Proceedings IEEE International Symposium on Circuits and Systems, pp. V/776
, 2002, 'Extended results for minimum-adder constant integer multipliers', in Proceedings IEEE International Symposium on Circuits and Systems, pp. 73 - 76, http://dx.doi.org/10.1109/ISCAS.2002.1009780
, 2002, 'Modification on distance transform to avoid over-segmentation and under-segmentation', in Proceedings Vipromcom 2002 4th Eurasip IEEE Region 8 International Symposium on Video Image Processing and Multimedia Communications, pp. 295 - 301, http://dx.doi.org/10.1109/VIPROM.2002.1026672
Filter by type
https://orcid.org/0000-0003-0881-1548